Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: shumaguan Download
 Description: FPGA-based 7-segment LED display from 0 to F loop code
 Downloaders recently: [More information of uploader 643381930]
 To Search:
File list (Check if you may need any files):
数码管显示\verilogled7\db\led_seg7.db_info
..........\...........\..\led_seg7.eco.cdb
..........\...........\..\led_seg7.sld_design_entry.sci
..........\...........\..\prev_cmp_led_seg7.asm.qmsg
..........\...........\..\prev_cmp_led_seg7.fit.qmsg
..........\...........\..\prev_cmp_led_seg7.map.qmsg
..........\...........\..\prev_cmp_led_seg7.qmsg
..........\...........\..\prev_cmp_led_seg7.tan.qmsg
..........\...........\incremental_db\compiled_partitions\led_seg7.root_partition.map.kpt
..........\...........\..............\README
..........\...........\led_seg7.asm.rpt
..........\...........\led_seg7.cdf
..........\...........\led_seg7.done
..........\...........\led_seg7.dpf
..........\...........\led_seg7.fit.rpt
..........\...........\led_seg7.fit.smsg
..........\...........\led_seg7.fit.summary
..........\...........\led_seg7.flow.rpt
..........\...........\led_seg7.map.rpt
..........\...........\led_seg7.map.summary
..........\...........\led_seg7.pin
..........\...........\led_seg7.pof
..........\...........\led_seg7.qpf
..........\...........\led_seg7.qsf
..........\...........\led_seg7.qws
..........\...........\led_seg7.tan.rpt
..........\...........\led_seg7.tan.summary
..........\...........\led_seg7.v
..........\...........\led_seg7.v.bak
..........\...........\led_seg7_assignment_defaults.qdf
..........\...........\transcript
..........\...........\incremental_db\compiled_partitions
..........\...........\db
..........\...........\incremental_db
..........\verilogled7
数码管显示
    

CodeBus www.codebus.net