Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: ISE_lab17 Download
 Description: This study provides the IP core using the XILINX, and cases of the IP core to achieve the sinusoidal signal generator functions. ISE in the DDS (Direct Digital Synthesizer 5.0) IP core, so only need to write a top-level file to call the IP Core Generator can generate.
 Downloaders recently: [More information of uploader midou900629]
 To Search:
File list (Check if you may need any files):
DDS.vhd
DDS1.vhd
    

CodeBus www.codebus.net