Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: jianyishuzipinlvji Download
 Description: (1) Basic requirements: a. Frequency range of the signal 1 ~ 20kHz, with a 4-bit digital display data. b. Measurement results show the direct use of the decimal value. c. The measured signal can be sine wave, triangle wave, square wave, amplitude 1 ~ 3V range. d. Super-range warning (you can use LED lights display, you can also use the buzzer alarm.) e. When measuring the pulse signal, to show its duty cycle (precision error is less than 1 ). (2) to play a part of a. Modify the design, automatic switching range. b. The idea of ​ ​ the program, so that when the plastic in order to achieve broaden the scope of the measured signal amplitude
 To Search:
File list (Check if you may need any files):
jianyishuzipinlvji.zip.doc
    

CodeBus www.codebus.net