Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: led_shizhong Download
 Description: 8-bit display digital clock, as the 7-segment display output, with sub-tone seconds debug button adjustment function
 Downloaders recently: [More information of uploader wind5862433]
 To Search:
File list (Check if you may need any files): 
led_shizhong.doc

CodeBus www.codebus.net