Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: code-and-result-for-66myfir Download
 Description: The Annex is a language based on VHDL-order FIR filter design 66 the whole process and experimental results, for the relevant developers and beginners who have a good reference value.
 Downloaders recently: [More information of uploader zjh8890]
 To Search:
File list (Check if you may need any files):
66myfir最终程序和实验结果\coef_dec2bin_checkanswer.m
.........................\fdatool_window.bmp
.........................\fir_data.doc
.........................\fir_dut.vhd
.........................\fir_dut_bt.vhd
.........................\fir_dut_dataout.jpg
.........................\fir_dut_waveset.jpg
.........................\fir_dut_waveset1.jpg
.........................\fir_gen.vhd
.........................\fir_rom.vhd
.........................\fir_rom_tb.vhd
.........................\fir_rom_tb_wave.jpg
.........................\myfir_65.bmp
.........................\my_fir_65.fda
.........................\基于VHDL的66阶FIR滤波器设计与实现.doc
66myfir最终程序和实验结果
    

CodeBus www.codebus.net