Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: PLD-LOGIC_SPWM Download
 Description: Electronic Design Competition second prize in the FPGA to achieve the two natural sampling SPWM, schematic design input, 1024* eight sine look-up table, with FSK and ASK modulation, the frequency range 8KHz ~ 12KHz.
 Downloaders recently: [More information of uploader nick1949]
 To Search:
File list (Check if you may need any files):
PLD LOGIC_SPWM\ACC32.bsf
..............\ACC32.inc
..............\ACC32.vhd
..............\ACC32_wave0.jpg
..............\ACC32_waveforms.html
..............\ADD10.bsf
..............\ADD10.inc
..............\ADD10.vhd
..............\ADD10_wave0.jpg
..............\ADD10_waveforms.html
..............\ADD12.bsf
..............\ADD12.inc
..............\ADD12.vhd
..............\ADD12_wave0.jpg
..............\ADD12_waveforms.html
..............\cnterupdown.bsf
..............\cnterupdown.inc
..............\cnterupdown.vhd
..............\cnterupdown_wave0.jpg
..............\cnterupdown_waveforms.html
..............\compare.bsf
..............\compare.inc
..............\compare.vhd
..............\compare10.bsf
..............\compare10.inc
..............\compare10.vhd
..............\compare10_wave0.jpg
..............\compare10_waveforms.html
..............\compare8.bsf
..............\compare8.inc
..............\compare8.vhd
..............\compare8_wave0.jpg
..............\compare8_waveforms.html
..............\compare_wave0.jpg
..............\compare_waveforms.html
..............\CONSTANT11.bsf
..............\CONSTANT11.inc
..............\CONSTANT11.vhd
..............\CONSTANT12.bsf
..............\CONSTANT12.inc
..............\CONSTANT12.vhd
..............\CONSTANT32.bsf
..............\CONSTANT32.inc
..............\CONSTANT32.vhd
..............\constant322.bsf
..............\constant322.inc
..............\constant322.vhd
..............\constant9.bsf
..............\constant9.inc
..............\constant9.vhd
..............\CONSTANT_FSK.bsf
..............\CONSTANT_FSK.inc
..............\CONSTANT_FSK.tdf
..............\CONSTANT_FSK_lpm_constant_fu8.tdf
..............\db\accum_28e.tdf
..............\..\accum_v8e.tdf
..............\..\add_sub_50f.tdf
..............\..\add_sub_70f.tdf
..............\..\add_sub_fie.tdf
..............\..\altsyncram_7an1.tdf
..............\..\altsyncram_g9n1.tdf
..............\..\altsyncram_mvo1.tdf
..............\..\altsyncram_opk1.tdf
..............\..\altsyncram_puo1.tdf
..............\..\cmpr_2ag.tdf
..............\..\cmpr_8bg.tdf
..............\..\cmpr_bbg.tdf
..............\..\cmpr_hbg.tdf
..............\..\cmpr_vag.tdf
..............\..\decode_fga.tdf
..............\..\decode_q0f.tdf
..............\..\lpm_constant_li6.tdf
..............\..\mult_o0n.tdf
..............\..\mux_2td.tdf
..............\..\mux_afc.tdf
..............\..\mux_erd.tdf
..............\..\mux_vab.tdf
..............\..\mux_vsd.tdf
..............\..\prev_cmp_SPWM.asm.qmsg
..............\..\prev_cmp_SPWM.fit.qmsg
..............\..\prev_cmp_SPWM.map.qmsg
..............\..\prev_cmp_SPWM.qmsg
..............\..\prev_cmp_SPWM.sim.qmsg
..............\..\prev_cmp_SPWM.tan.qmsg
..............\..\SPWM.asm.qmsg
..............\..\SPWM.cbx.xml
..............\..\SPWM.cmp.bpm
..............\..\SPWM.cmp.cdb
..............\..\SPWM.cmp.ecobp
..............\..\SPWM.cmp.hdb
..............\..\SPWM.cmp.logdb
..............\..\SPWM.cmp.rdb
..............\..\SPWM.cmp.tdb
..............\..\SPWM.cmp0.ddb
..............\..\SPWM.cmp_bb.cdb
..............\..\SPWM.cmp_bb.hdb
..............\..\SPWM.cmp_bb.logdb
..............\..\SPWM.cmp_bb.rcf
..............\..\SPWM.dbp
..............\..\SPWM.db_info
    

CodeBus www.codebus.net