Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: System_timer Download
  • Category:
  • Other systems
  • Tags:
  • File Size:
  • 3kb
  • Update:
  • 2012-11-26
  • Downloads:
  • 0 Times
  • Uploaded by:
  • ht_coma
 Description: This archive contains 3 files, 1-st one is a VHDL code discribing system timer, 2-nd one is c-programm to work with timer, 3-rd one is configuration file. Timer was developed in Xilinx EDK and NEEK. It has 2 working regimes: constant toll regime and interrupt regime. Comment out the 4-th line of c-programm to switch regimes/
 Downloaders recently: [More information of uploader ht_coma]
 To Search:
File list (Check if you may need any files):
c_programm.vhd
timer with itterrupts support.vhd
configuration_file.vhd
    

CodeBus www.codebus.net