Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: dividing-an-odd-number- Download
 Description: Verilog realize dividing an odd number 1-1 Simple easy to realize.
 Downloaders recently: [More information of uploader xiaomao50309]
 To Search:
File list (Check if you may need any files): 
奇数分频1比1\div5.v
奇数分频1比1

CodeBus www.codebus.net