Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: POC Download
 Description: The purpose of this project is to design and simulate a parallel output controller(poc) which acts an interface between system bus and printer. The Altera’s Maxplus II EDA tool is recommended and provided for simulation.
 Downloaders recently: [More information of uploader 981411961]
 To Search:
File list (Check if you may need any files):
poc瀹為獙.rar
    

CodeBus www.codebus.net