Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: yuanchengxu Download
 Description: Design of communication system based on Verilog HDL
 Downloaders recently: [More information of uploader lnf-8]
 To Search:
File list (Check if you may need any files):
代码\chapter10\11.2节\DESCRAMBLER.v
....\.........\......\PARALLEL_SCRAMBLER.v
....\.........\......\PARALLEL_SCRAM_TEST.v
....\.........\......\PARALLER_DESCRAMBLER.v
....\.........\......\SCRAMBLER.v
....\.........\......\SCRAM_TEST.v
....\.........\...3节\CRC16.v
....\.........\......\CRC_16_PARALLEL.v
....\.........\...4节\SDH_STM1.v
....\.........\...5节\DECODE_8B_10B.v
....\.........\......\ENCODE_8B_10B.v
....\.......4\add_full.v
....\........\add_half.v
....\........\count16.v
....\........\decode3to8.v
....\........\fifo3.v
....\........\fre13.v
....\........\mult1from8.v
....\........\ram_4_4.v
....\........\rom_16_4.v
....\........\ser_to_parr.v
....\........\trigger_d.v
....\........\trigger_jk.v
....\........\trigger_rs.v
....\.......5\cic_filter_3__28_ho.v
....\........\cic_insert_3_2_8_ho.v
....\........\decimate_4.v
....\........\fir_lp_8.v
....\........\fir_parr_8.v
....\........\iir_cascade_2.v
....\........\iir_filter_8.v
....\........\insert_4.v
....\.......6\ask_2.v
....\........\ask_2_de.v
....\........\fsk_2.v
....\........\fsk_2_de.v
....\........\ppm.v
....\........\ppm_de.v
....\........\psk_2.v
....\........\psk_2_de.v
....\........\qpsk.v
....\........\qpsk_de.v
....\.......7\CONTROLLER.v
....\........\CSEEBLOCK.v
....\........\KESBLOCK.V
....\........\RSDECODER.v
....\........\RS_ENCODER.V
....\........\SCBLOCK.V
....\.......8\8.2节\GENSQUE.v
....\........\.....\GOLD_SQUE_GEN.v
....\........\..3节\SPR_SPECTRUM_MOD.v
....\........\..4节\CATCH_TOP.v
....\........\.....\GATE_CONTROL.v
....\........\.....\GENSQUE.v
....\........\.....\SERIAL_SOLVE.v
....\........\.....\SERIAL_TO_PARALLEL.v
....\........\.....\TESTBENCH.v
....\.......9\BAUD_GENERATER.v
....\........\SERIAL_CONTROLLER.v
....\........\UART_RECEIVER.v
....\........\UART_TRANSMITTER.v
....\.......10\11.2节
....\.........\11.3节
....\.........\11.4节
....\.........\11.5节
....\.......8\8.2节
....\........\8.3节
....\........\8.4节
....\chapter10
....\chapter4
....\chapter5
....\chapter6
....\chapter7
....\chapter8
....\chapter9
代码
    

CodeBus www.codebus.net