Description: Original Verilog code for frame synchronization, verify the implementation on the FPGA, and correct. Frame transmission as the communication system simulation, finite state machine synchronous state and the loss of the switching simulation of gait.
To Search:
File list (Check if you may need any files):
帧同步器Verilog代码\frame.v
...................\FrameDataCheck.v
...................\FrameSyn.v
...................\FrameTrans.v
...................\key.v
...................\scrambler.v
帧同步器Verilog代码
Download