Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: watch Download
 Description: FPGA Implementation of the electronic clock function, including the timing, display the date, set the alarm, switch 12/24 hour system.
 Downloaders recently: [More information of uploader sforeverm]
 To Search:
File list (Check if you may need any files):
watch\adjust_clock.vhd
.....\adjust_time.vhd
.....\alarm_open.vhd
.....\count_time.vhd
.....\date_ctrl.vhd
.....\digital_watch.vhd
.....\dis_date.vhd
.....\divider.vhd
.....\FPGA各模块实现的说明.docx
.....\in_put.vhd
.....\scan_display.vhd
.....\state_ctrl.vhd
.....\stop_watch.vhd
.....\wave_genera.vhd
.....\weektrans.vhd
watch
    

CodeBus www.codebus.net