Description: The VHDL language based on CPLD digital clock (including a stopwatch) design and program
By using a chips in addition to clock source, buttons, the speaker and displays (digital tube) all the digital circuit function outside. All digital logic function in with VHDL language CPLD device realized. This design has small, the design cycle short (design process can be realized in the temporal simulation), convenient debug, low failure rate, modify upgrade easily etc. Characteristics.
To Search:
File list (Check if you may need any files):
A.doc
Download