Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: Count-display-circuit-design(VHDL) Download
 Description: VHDL language to count the display circuit. The design output for display circuit 3 BCD count. Consists of three modules: the decimal counter (BCD_CNT), time division bus switching circuit (SCAN) and seven-segment display decoder circuit (DEC_LED)
 Downloaders recently: [More information of uploader tqingly]
 To Search:
File list (Check if you may need any files):
Count display circuit design(VHDL).doc
    

CodeBus www.codebus.net