Description: This article describes the AES data encryption structure, as well as the limited domain knowledge and simple computing the program an FPGA high-speed AES algorithm, the encryption module of the program supports three key lengths for AES standard: 128,192,256, supports three operating modes ECB, CBC, CTR, which is to support two modes of feedback and non-feedback. Finally, the performance of the design
To Search:
File list (Check if you may need any files):
FPGA AES algorithm.pdf
Download