Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: jiafa Download
 Description: AD sample the incoming signal sum, comparison, judgment, and output control codes to implement digital AGC
 To Search:
File list (Check if you may need any files):
jiafa\altaccumulate0.bsf
.....\altaccumulate0.v
.....\altaccumulate0_bb.v
.....\altaccumulate0_wave0.jpg
.....\altaccumulate0_waveforms.html
.....\asd.bsf
.....\asd.vhd
.....\asd.vhd.bak
.....\bijiao.bsf
.....\bijiao.v
.....\bijiao_bb.v
.....\bijiao_wave0.jpg
.....\bijiao_waveforms.html
.....\counter12.bsf
.....\counter12.vhd
.....\counter12.vhd.bak
.....\counter40.bsf
.....\counter40.vhd
.....\counter40.vhd.bak
.....\db\accum_6ff.tdf
.....\..\add_9d5.tdf
.....\..\add_sub_lte.tdf
.....\..\add_sub_s6i.tdf
.....\..\cmpr_0al.tdf
.....\..\cmpr_2ol.tdf
.....\..\cmpr_8cj.tdf
.....\..\cmpr_drl.tdf
.....\..\jiafa.asm.qmsg
.....\..\jiafa.asm_labs.ddb
.....\..\jiafa.cbx.xml
.....\..\jiafa.cmp.bpm
.....\..\jiafa.cmp.cdb
.....\..\jiafa.cmp.ecobp
.....\..\jiafa.cmp.hdb
.....\..\jiafa.cmp.logdb
.....\..\jiafa.cmp.rdb
.....\..\jiafa.cmp.tdb
.....\..\jiafa.cmp0.ddb
.....\..\jiafa.cmp2.ddb
.....\..\jiafa.cmp_bb.cdb
.....\..\jiafa.cmp_bb.hdb
.....\..\jiafa.cmp_bb.logdb
.....\..\jiafa.cmp_bb.rcf
.....\..\jiafa.dbp
.....\..\jiafa.db_info
.....\..\jiafa.eco.cdb
.....\..\jiafa.eds_overflow
.....\..\jiafa.fit.qmsg
.....\..\jiafa.hier_info
.....\..\jiafa.hif
.....\..\jiafa.map.bpm
.....\..\jiafa.map.cdb
.....\..\jiafa.map.ecobp
.....\..\jiafa.map.hdb
.....\..\jiafa.map.logdb
.....\..\jiafa.map.qmsg
.....\..\jiafa.map_bb.cdb
.....\..\jiafa.map_bb.hdb
.....\..\jiafa.map_bb.logdb
.....\..\jiafa.merge_hb.atm
.....\..\jiafa.pre_map.cdb
.....\..\jiafa.pre_map.hdb
.....\..\jiafa.psp
.....\..\jiafa.pss
.....\..\jiafa.rtlv.hdb
.....\..\jiafa.rtlv_sg.cdb
.....\..\jiafa.rtlv_sg_swap.cdb
.....\..\jiafa.sgdiff.cdb
.....\..\jiafa.sgdiff.hdb
.....\..\jiafa.signalprobe.cdb
.....\..\jiafa.sim.hdb
.....\..\jiafa.sim.qmsg
.....\..\jiafa.sim.rdb
.....\..\jiafa.sim_ori.vwf
.....\..\jiafa.sld_design_entry.sci
.....\..\jiafa.sld_design_entry_dsc.sci
.....\..\jiafa.syn_hier_info
.....\..\jiafa.tan.qmsg
.....\..\jiafa.tis_db_list.ddb
.....\..\parallel_add0_par_add.v
.....\..\par_add_6cf.tdf
.....\..\par_add_8qf.tdf
.....\..\par_add_lbg.tdf
.....\..\par_add_pqe.tdf
.....\..\par_add_qqe.tdf
.....\..\par_add_rqe.tdf
.....\..\prev_cmp_jiafa.asm.qmsg
.....\..\prev_cmp_jiafa.fit.qmsg
.....\..\prev_cmp_jiafa.map.qmsg
.....\..\prev_cmp_jiafa.qmsg
.....\..\prev_cmp_jiafa.sim.qmsg
.....\..\prev_cmp_jiafa.tan.qmsg
.....\..\wed.wsf
.....\encoder_wns.bsf
.....\encoder_wns.vhd
.....\encoder_wns.vhd.bak
.....\jiafa.asm.rpt
.....\jiafa.bdf
.....\jiafa.done
.....\jiafa.fit.rpt
    

CodeBus www.codebus.net