Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: LogicLock Download
 Description: Comes through the Quartus software engineering examples- " lockmult" to become familiar with Altera Quartus II logic lock LogicLock to use.
 Downloaders recently: [More information of uploader seesky88]
 To Search:
File list (Check if you may need any files):
LogicLock\logiclock\lockmult\cmp_state.ini
.........\.........\........\lockmult.qpf
.........\.........\........\lockmult.qws
.........\.........\........\mult.v
.........\.........\........\pipemult.asm.rpt
.........\.........\........\pipemult.bdf
.........\.........\........\pipemult.done
.........\.........\........\pipemult.fit.eqn
.........\.........\........\pipemult.fit.rpt
.........\.........\........\pipemult.fit.summary
.........\.........\........\pipemult.flow.rpt
.........\.........\........\pipemult.map.eqn
.........\.........\........\pipemult.map.rpt
.........\.........\........\pipemult.map.summary
.........\.........\........\pipemult.pin
.........\.........\........\pipemult.pof
.........\.........\........\pipemult.qsf
.........\.........\........\pipemult.sof
.........\.........\........\pipemult.tan.rpt
.........\.........\........\pipemult.tan.summary
.........\.........\........\pipemult_assignment_defaults.qdf
.........\.........\........\ram.v
.........\.........\topmult\cmp_state.ini
.........\.........\.......\mult.v
.........\.........\.......\pipemult.bdf
.........\.........\.......\ram.v
.........\.........\.......\topmult.bdf
.........\.........\.......\topmult.qpf
.........\.........\.......\topmult.qsf
.........\.........\.......\topmult.qws
.........\.........\.......\topmult_assignment_defaults.qdf
.........\.........\lockmult
.........\.........\topmult
.........\logiclock
LogicLock
    

CodeBus www.codebus.net