Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: uart Download
 Description: QUARTUSII environmental elements for the entire project, you can directly communicate with the VHDL implementation of UART
 Downloaders recently: [More information of uploader vanessawl1225]
 To Search:
File list (Check if you may need any files):
uart\Block1.bdf
....\cmp_state.ini
....\db\altsyncram_b9p.tdf
....\..\Desktop_.ini
....\..\uart.asm.qmsg
....\..\uart.cbx.xml
....\..\uart.cmp.cdb
....\..\uart.cmp.hdb
....\..\uart.cmp.rdb
....\..\uart.cmp.tdb
....\..\uart.cmp0.ddb
....\..\uart.db_info
....\..\uart.eco.cdb
....\..\uart.eda.qmsg
....\..\uart.fit.qmsg
....\..\uart.hier_info
....\..\uart.hif
....\..\uart.map.cdb
....\..\uart.map.hdb
....\..\uart.map.qmsg
....\..\uart.pre_map.cdb
....\..\uart.pre_map.hdb
....\..\uart.psp
....\..\uart.rtlv.hdb
....\..\uart.rtlv_sg.cdb
....\..\uart.rtlv_sg_swap.cdb
....\..\uart.sgdiff.cdb
....\..\uart.sgdiff.hdb
....\..\uart.signalprobe.cdb
....\..\uart.sld_design_entry.sci
....\..\uart.sld_design_entry_dsc.sci
....\..\uart.syn_hier_info
....\..\uart.tan.qmsg
....\..\uart_cmp.qrpt
....\Desktop_.ini
....\div.bsf
....\div.vhd
....\filter.bsf
....\filter.vhd
....\rcvr.vhd
....\simulation\Desktop_.ini
....\..........\modelsim\Desktop_.ini
....\..........\........\uart.vo
....\..........\........\uart_modelsim.xrf
....\..........\........\uart_v.sdo
....\txmit.bsf
....\txmit.vhd
....\uart.asm.rpt
....\uart.bsf
....\uart.done
....\uart.eda.rpt
....\uart.fit.eqn
....\uart.fit.rpt
....\uart.fit.summary
....\uart.fld
....\uart.flow.rpt
....\uart.map.eqn
....\uart.map.rpt
....\uart.map.summary
....\uart.pin
....\uart.pof
....\uart.qpf
....\uart.qsf
....\uart.qws
....\uart.sof
....\uart.tan.rpt
....\uart.tan.summary
....\uart.vhd
....\uart_if.bsf
....\uart_if.vhd
....\uart_rom.bsf
....\uart_rom.vhd
....\simulation\modelsim
....\db
....\simulation
uart
    

CodeBus www.codebus.net