Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: shiyan Download
 Description: OFDM channel equalization techniques in the study of how to eliminate noise and to remove the phase offset has an important role in
 To Search:
File list (Check if you may need any files):
shiyan\ALARM.bsf
......\alarm.vhd
......\alarm.vhd.bak
......\Block.bdf
......\CODE.bsf
......\code.vhd
......\code.vhd.bak
......\code.vwf
......\CODE2.bsf
......\code2.vhd
......\count5.bsf
......\count5.vhd
......\count5.vhd.bak
......\count5.vwf
......\db\prev_cmp_qdq.asm.qmsg
......\..\prev_cmp_qdq.fit.qmsg
......\..\prev_cmp_qdq.map.qmsg
......\..\prev_cmp_qdq.qmsg
......\..\prev_cmp_qdq.sim.qmsg
......\..\prev_cmp_qdq.sta.qmsg
......\..\qdq.asm.qmsg
......\..\qdq.asm_labs.ddb
......\..\qdq.cbx.xml
......\..\qdq.cmp.bpm
......\..\qdq.cmp.cdb
......\..\qdq.cmp.ecobp
......\..\qdq.cmp.hdb
......\..\qdq.cmp.logdb
......\..\qdq.cmp.rdb
......\..\qdq.cuda_io_sim_cache.31um_ff_1200mv_n40c_fast.hsd
......\..\qdq.cuda_io_sim_cache.31um_ii_1200mv_100c_slow.hsd
......\..\qdq.cuda_io_sim_cache.31um_ii_1200mv_85c_slow.hsd
......\..\qdq.db_info
......\..\qdq.eco.cdb
......\..\qdq.eds_overflow
......\..\qdq.fit.qmsg
......\..\qdq.hier_info
......\..\qdq.hif
......\..\qdq.map.bpm
......\..\qdq.map.cdb
......\..\qdq.map.ecobp
......\..\qdq.map.hdb
......\..\qdq.map.logdb
......\..\qdq.map.qmsg
......\..\qdq.map_bb.cdb
......\..\qdq.map_bb.hdb
......\..\qdq.map_bb.hdbx
......\..\qdq.map_bb.logdb
......\..\qdq.pre_map.cdb
......\..\qdq.pre_map.hdb
......\..\qdq.psp
......\..\qdq.root_partition.cmp.atm
......\..\qdq.root_partition.cmp.dfp
......\..\qdq.root_partition.cmp.hdbx
......\..\qdq.root_partition.cmp.logdb
......\..\qdq.root_partition.cmp.rcf
......\..\qdq.root_partition.map.atm
......\..\qdq.root_partition.map.hdbx
......\..\qdq.root_partition.map.info
......\..\qdq.rtlv.hdb
......\..\qdq.rtlv_sg.cdb
......\..\qdq.rtlv_sg_swap.cdb
......\..\qdq.sgdiff.cdb
......\..\qdq.sgdiff.hdb
......\..\qdq.signalprobe.cdb
......\..\qdq.sim.cvwf
......\..\qdq.sim.hdb
......\..\qdq.sim.qmsg
......\..\qdq.sim.rdb
......\..\qdq.sld_design_entry.sci
......\..\qdq.sld_design_entry_dsc.sci
......\..\qdq.sta.qmsg
......\..\qdq.sta.rdb
......\..\qdq.sta_cmp.7_slow_1200mv_100c.tdb
......\..\qdq.syn_hier_info
......\..\qdq.tiscmp.fastest_slow_1200mv_0c.ddb
......\..\qdq.tiscmp.fastest_slow_1200mv_85c.ddb
......\..\qdq.tiscmp.fast_1200mv_n40c.ddb
......\..\qdq.tiscmp.slow_1200mv_100c.ddb
......\..\qdq.tiscmp.slow_1200mv_n40c.ddb
......\..\qdq.tis_db_list.ddb
......\..\qdq.tmw_info
......\..\wed.wsf
......\DT.bsf
......\DT.vhd
......\DT.vhd.bak
......\fenpin.bsf
......\fenpin.vhd
......\fenpin.vhd.bak
......\fenpin.vwf
......\QD.bsf
......\QD.vhd
......\QD.vhd.bak
......\QD.vwf
......\qd1.vwf
......\qdq.asm.rpt
......\qdq.bsf
......\qdq.cdf
......\qdq.done
......\qdq.dpf
    

CodeBus www.codebus.net