Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: stop_watch Download
 Description: Stopwatch design, design a stopwatch timer, has a global reset signal and the count enable signal.
 Downloaders recently: [More information of uploader zhujiaxian19]
 To Search:
File list (Check if you may need any files): 
stop_watch.vhd

CodeBus www.codebus.net