Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: sy6 Download
 Description: Digital clock, the whole point of time, when a school campus functions, the bottom with VHDL, top-level schematic
 Downloaders recently: [More information of uploader tlmajia01]
 To Search:
File list (Check if you may need any files):
hour.vhd
led_7.vhd
led_control.vhd
minute.vhd
second.vhd
setup.vhd
speek.vhd
stopwatch.gdf
    

CodeBus www.codebus.net