Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: uart_vhdl Download
 Description: The UART design was designed from a standard uart function with a read/write microprocessor interface. It includes standard framing error, parity control and overrun detection. This design is targeted to the XCR3128XL-7VQ100C CoolRunner CPLD. This is a 3V, 128 macrocell device in a 100 VQFP package. The fitter was allowed to pick the pin-out for the device.
 Downloaders recently: [More information of uploader vjndrpl]
 To Search:
File list (Check if you may need any files):
uart_vhdl\rcvr.vhd
.........\rcvr_tb.vhd
.........\readme.txt
.........\txmit.vhd
.........\txmit_tb.vhd
.........\uart.vhd
uart_vhdl
    

CodeBus www.codebus.net