Description: 5-stage pipeline without cache, CPU test, is learning VHDL good information, very helpful for understanding the CPU!
To Search:
File list (Check if you may need any files):
config&samples\cpu.txt
..............\ex1.txt
..............\ex2.txt
..............\ex3.txt
..de_VHDL\alu.vhd
.........\ar.vhd
.........\bus_dir.vhd
.........\bus_mux.vhd
.........\controller.vhd
.........\flag_reg.vhd
.........\ir.vhd
.........\pc.vhd
.........\reg.vhd
.........\reg_mux.vhd
.........\reg_out.vhd
.........\reg_test.vhd
.........\reg_testa.vhd
.........\t1.vhd
.........\t2.vhd
.........\t3.vhd
.........\timer.vhd
config&samples
code_VHDL
示例报告_无流水无cache.pdf
Download