Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: Verilog_primer_V1.1 Download
 Description: Description of Verilog HDL coding. containing synthesisable language, simulationable language and how to construct a proper environment.
 Downloaders recently: [More information of uploader venturezhao]
 To Search:
File list (Check if you may need any files): 
Verilog语言编码规范_V1.1.pdf

CodeBus www.codebus.net