Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: dds1 Download
 Description: ALTERA company fpga chip, programming languages, Verilog HDL, to achieve the DDS digital signal generator, can generate sine signal, triangle signal, rectangular signal
 Downloaders recently: [More information of uploader guoguo8908743]
 To Search:
File list (Check if you may need any files):
dds1
....\a.mif
....\accu.v
....\C51_Ctrl.v
....\C51_Ctrl.v.bak
....\clk_divider.v
....\db
....\..\altsyncram_1e71.tdf
....\..\altsyncram_6e91.tdf
....\..\altsyncram_6id1.tdf
....\..\altsyncram_8jb1.tdf
....\..\altsyncram_8qc2.tdf
....\..\altsyncram_dp61.tdf
....\..\altsyncram_ds61.tdf
....\..\altsyncram_ekb1.tdf
....\..\altsyncram_n571.tdf
....\..\altsyncram_nq61.tdf
....\..\altsyncram_oc71.tdf
....\..\altsyncram_oq61.tdf
....\..\altsyncram_tt61.tdf
....\..\altsyncram_uib1.tdf
....\..\dds1.asm.qmsg
....\..\dds1.asm_labs.ddb
....\..\dds1.cbx.xml
....\..\dds1.cmp.bpm
....\..\dds1.cmp.cdb
....\..\dds1.cmp.ecobp
....\..\dds1.cmp.hdb
....\..\dds1.cmp.logdb
....\..\dds1.cmp.rdb
....\..\dds1.cmp.tdb
....\..\dds1.cmp0.ddb
....\..\dds1.db_info
....\..\dds1.eco.cdb
....\..\dds1.fit.qmsg
....\..\dds1.hier_info
....\..\dds1.hif
....\..\dds1.map.bpm
....\..\dds1.map.cdb
....\..\dds1.map.ecobp
....\..\dds1.map.hdb
....\..\dds1.map.logdb
....\..\dds1.map.qmsg
....\..\dds1.map_bb.cdb
....\..\dds1.map_bb.hdb
....\..\dds1.map_bb.hdbx
....\..\dds1.map_bb.logdb
....\..\dds1.pre_map.cdb
....\..\dds1.pre_map.hdb
....\..\dds1.psp
....\..\dds1.root_partition.cmp.atm
....\..\dds1.root_partition.cmp.dfp
....\..\dds1.root_partition.cmp.hdbx
....\..\dds1.root_partition.cmp.logdb
....\..\dds1.root_partition.cmp.rcf
....\..\dds1.root_partition.map.atm
....\..\dds1.root_partition.map.hdbx
....\..\dds1.root_partition.map.info
....\..\dds1.root_partition.merge_hb.atm
....\..\dds1.rtlv.hdb
....\..\dds1.rtlv_sg.cdb
....\..\dds1.rtlv_sg_swap.cdb
....\..\dds1.sgdiff.cdb
....\..\dds1.sgdiff.hdb
....\..\dds1.signalprobe.cdb
....\..\dds1.sim.cvwf
....\..\dds1.sldhu_30e344a040fd07e1533c49de5f2d67d1.cmp.atm
....\..\dds1.sldhu_30e344a040fd07e1533c49de5f2d67d1.cmp.dfp
....\..\dds1.sldhu_30e344a040fd07e1533c49de5f2d67d1.cmp.hdbx
....\..\dds1.sldhu_30e344a040fd07e1533c49de5f2d67d1.cmp.logdb
....\..\dds1.sldhu_30e344a040fd07e1533c49de5f2d67d1.map.atm
....\..\dds1.sldhu_30e344a040fd07e1533c49de5f2d67d1.map.hdbx
....\..\dds1.sldhu_30e344a040fd07e1533c49de5f2d67d1.map.logdb
....\..\dds1.sld_design_entry.sci
....\..\dds1.sld_design_entry_dsc.sci
....\..\dds1.syn_hier_info
....\..\dds1.tan.qmsg
....\..\dds1.tis_db_list.ddb
....\..\dds1.tmw_info
....\..\decode_aoi.tdf
....\..\prev_cmp_dds1.asm.qmsg
....\..\prev_cmp_dds1.fit.qmsg
....\..\prev_cmp_dds1.map.qmsg
....\..\prev_cmp_dds1.qmsg
....\..\prev_cmp_dds1.sim.qmsg
....\..\prev_cmp_dds1.tan.qmsg
....\..\wed.wsf
....\dds.c
....\dds.LST
....\dds.OBJ
....\dds.Opt
....\dds.plg
....\dds.Uv2
....\dds.v
....\dds.v.bak
....\dds1
....\dds1.asm.rpt
....\dds1.cdf
....\dds1.done
....\dds1.dpf
    

CodeBus www.codebus.net