Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: lock Download
 Description: 1 lists the truth table, draw the Karnaugh map, write a logical expression. 2, only press the AB, BD, AD, lock open, and the rest can not unlock. Must also have an alarm system, the Police for the 1, Police 0. Finally Protues simulation.
 Downloaders recently: [More information of uploader 346756651]
 To Search:
File list (Check if you may need any files):
大一、设计作业 重要的\~$课程设计模板(电路设计的).doc
.....................\密码电子锁.DSN
.....................\密码电子锁作业.PWI
大一、设计作业 重要的
.....................\文理课程设计模板(电路设计的).doc
    

CodeBus www.codebus.net