- Category:
- VHDL-FPGA-Verilog
- Tags:
-
- File Size:
- 21mb
- Update:
- 2012-11-26
- Downloads:
- 0 Times
- Uploaded by:
- Feng
Description: EDk some of the procedures, can be used as an example to reference. The development environment for the ISE10.0 or later.
To Search:
File list (Check if you may need any files):
EDKlab
......\lab1
......\....\blkdiagram
......\....\data
......\....\etc
......\....\hdl
......\....\...\elaborate
......\....\...\.........\lmb_bram_elaborate_v1_00_a
......\....\...\.........\..........................\hdl
......\....\...\.........\..........................\...\vhdl
......\....\implementation
......\....\..............\cache
......\....\..............\clock_generator_0_wrapper
......\....\..............\debug_module_wrapper
......\....\..............\dlmb_cntlr_wrapper
......\....\..............\dlmb_wrapper
......\....\..............\ilmb_cntlr_wrapper
......\....\..............\ilmb_wrapper
......\....\..............\lmb_bram_wrapper
......\....\..............\mb_plb_wrapper
......\....\..............\microblaze_0_wrapper
......\....\..............\micron_ram_util_bus_split_1_wrapper
......\....\..............\micron_ram_wrapper
......\....\..............\proc_sys_reset_0_wrapper
......\....\..............\rs232_port_wrapper
......\....\..............\..................\xlnx_auto_0_xdb
......\....\..............\..................\...............\tmp
......\....\..............\xlnx_auto_0_xdb
......\....\..............\...............\tmp
......\....\..............\...............\...\ise
......\....\..............\...............\...\...\__OBJSTORE__
......\....\..............\...............\...\...\............\Autonym
......\....\..............\...............\...\...\............\common
......\....\..............\...............\...\...\............\HierarchicalDesign
......\....\..............\...............\...\...\............\..................\HDProject
......\....\..............\...............\...\...\............\STE
......\....\..............\...............\...\...\............\_ProjRepoInternal_
......\....\..............\...............\...\...\__REGISTRY__
......\....\..............\...............\...\...\............\Autonym
......\....\..............\...............\...\...\............\bitgen
......\....\..............\...............\...\...\............\common
......\....\..............\...............\...\...\............\Cs
......\....\..............\...............\...\...\............\HierarchicalDesign
......\....\..............\...............\...\...\............\..................\HDProject
......\....\..............\...............\...\...\............\map
......\....\..............\...............\...\...\............\ngdbuild
......\....\..............\...............\...\...\............\par
......\....\..............\...............\...\...\............\STE
......\....\..............\...............\...\...\............\...\bitgen
......\....\..............\...............\...\...\............\...\map
......\....\..............\...............\...\...\............\...\ngdbuild
......\....\..............\...............\...\...\............\...\par
......\....\..............\...............\...\...\............\...\trce
......\....\..............\...............\...\...\............\trce
......\....\..............\...............\...\...\............\_ProjRepoInternal_
......\....\microblaze_0
......\....\............\code
......\....\............\include
......\....\............\lib
......\....\............\libsrc
......\....\............\......\bram_v1_00_a
......\....\............\......\common_v1_00_a
......\....\............\......\..............\src
......\....\............\......\cpu_v1_11_a
......\....\............\......\...........\src
......\....\............\......\emc_v2_00_a
......\....\............\......\standalone_v2_00_a
......\....\............\......\..................\src
......\....\............\......\..................\...\profile
......\....\............\......\uartlite_v1_12_a
......\....\............\......\................\src
......\....\pcores
......\....\synthesis
......\....\.........\xlnx_auto_0_xdb
......\....\.........\...............\tmp
......\....\.........\...............\...\ise
......\....\.........\...............\...\...\__OBJSTORE__
......\....\.........\...............\...\...\............\Autonym
......\....\.......
Download