Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: zcjj Download
 Description: The algorithm uses the AD converter, it is the use of EDA technology through programming on a successive approximation method, fast computing, the correct rate
 Downloaders recently: [More information of uploader 谭林]
 To Search:
File list (Check if you may need any files):
 

zcjj\AD.bsf
....\AD.v
....\AD.v.bak
....\db\prev_cmp_zc.asm.qmsg
....\..\prev_cmp_zc.fit.qmsg
....\..\prev_cmp_zc.map.qmsg
....\..\prev_cmp_zc.qmsg
....\..\prev_cmp_zc.tan.qmsg
....\..\zc.asm.qmsg
....\..\zc.asm_labs.ddb
....\..\zc.cbx.xml
....\..\zc.cmp.cdb
....\..\zc.cmp.hdb
....\..\zc.cmp.kpt
....\..\zc.cmp.logdb
....\..\zc.cmp.rdb
....\..\zc.cmp.tdb
....\..\zc.cmp0.ddb
....\..\zc.db_info
....\..\zc.eco.cdb
....\..\zc.fit.qmsg
....\..\zc.hier_info
....\..\zc.hif
....\..\zc.map.cdb
....\..\zc.map.hdb
....\..\zc.map.logdb
....\..\zc.map.qmsg
....\..\zc.pre_map.cdb
....\..\zc.pre_map.hdb
....\..\zc.rtlv.hdb
....\..\zc.rtlv_sg.cdb
....\..\zc.rtlv_sg_swap.cdb
....\..\zc.sgdiff.cdb
....\..\zc.sgdiff.hdb
....\..\zc.sld_design_entry.sci
....\..\zc.sld_design_entry_dsc.sci
....\..\zc.smp_dump.txt
....\..\zc.syn_hier_info
....\..\zc.tan.qmsg
....\..\zc.tis_db_list.ddb
....\..\zc.tmw_info
....\fp.bsf
....\fp.v
....\incremental_db\compiled_partitions\zc.root_partition.map.kpt
....\..............\README
....\zc.asm.rpt
....\zc.bdf
....\zc.cdf
....\zc.done
....\zc.dpf
....\zc.fit.rpt
....\zc.fit.smsg
....\zc.fit.summary
....\zc.flow.rpt
....\zc.map.rpt
....\zc.map.summary
....\zc.pin
....\zc.pof
....\zc.qpf
....\zc.qsf
....\zc.qws
....\zc.tan.rpt
....\zc.tan.summary
....\源程序.txt
....\incremental_db\compiled_partitions
....\db
....\incremental_db
zcjj
    

CodeBus www.codebus.net