完整的用VERILOG语言开发的USB2.0 IP核源代码\完整的用VERILOG语言开发的USB2.0 IP核源代码，包括文档、仿真文件\USB2.0的IP核，包含文档和Verilog源码\usb_funct\bench\CVS\Entries
..........................................\..............................................................\...................................\.........\.....\...\Repository
..........................................\..............................................................\...................................\.........\.....\...\Root
..........................................\..............................................................\...................................\.........\.....\verilog\CVS\Entries
..........................................\..............................................................\...................................\.........\.....\.......\...\Repository
..........................................\..............................................................\...................................\.........\.....\.......\...\Root
..........................................\..............................................................\...................................\.........\doc\CVS\Entries
..........................................\..............................................................\...................................\.........\...\...\Repository
..........................................\..............................................................\...................................\.........\...\...\Root
..........................................\..............................................................\...................................\.........\...\README.txt
..........................................\..............................................................\...................................\.........\...\STATUS.txt
..........................................\..............................................................\...................................\.........\...\usb_doc.pdf
..........................................\..............................................................\...................................\.........\rtl\CVS\Entries
..........................................\..............................................................\...................................\.........\...\...\Repository
..........................................\..............................................................\...................................\.........\...\...\Root
..........................................\..............................................................\...................................\.........\...\verilog\CVS\Entries
..........................................\..............................................................\...................................\.........\...\.......\...\Repository
..........................................\..............................................................\...................................\.........\...\.......\...\Root
..........................................\..............................................................\...................................\.........\...\.......\usbf_crc16.v
..........................................\..............................................................\...................................\.........\...\.......\usbf_crc5.v
..........................................\..............................................................\...................................\.........\...\.......\usbf_defines.v
..........................................\..............................................................\...................................\.........\...\.......\usbf_ep_rf.v
..........................................\..............................................................\...................................\.........\...\.......\usbf_ep_rf_dummy.v
..........................................\..............................................................\................