Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: FIR-digital-filter-design Download
  • Category:
  • VHDL-FPGA-Verilog
  • Tags:
  • [PPT]
  • File Size:
  • 1.26mb
  • Update:
  • 2012-11-26
  • Downloads:
  • 0 Times
  • Uploaded by:
 Description: FIR digital filter design
 Downloaders recently: [More information of uploader ]
 To Search:
  • [FIR-filter-design] - FIR filter design used matlab and ccs
  • [ant] - Ant colony algorithm is currently living
File list (Check if you may need any files): 
FIR数字滤波器的设计.ppt

CodeBus www.codebus.net