Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: ad976 Download
 Description: AD976 FPGA to realize the automatic sampling of the verilog HDL program, the is AD976 model a, already debugging succe
 Downloaders recently: [More information of uploader ]
 To Search:
File list (Check if you may need any files):
 

ad976\ad976.qpf
.....\ad976.qsf
.....\db\cmpr_n16.tdf
.....\..\ad976.db_info
.....\..\ad976.cmp.ecobp
.....\..\ad976.sld_design_entry.sci
.....\..\ad976.cmp.rdb
.....\..\ad976.fit.qmsg
.....\..\ad976.asm.qmsg
.....\..\prev_cmp_ad976.sim.qmsg
.....\..\ad976.tan.qmsg
.....\..\ad976.lpc.txt
.....\..\ad976.cbx.xml
.....\..\ad976.hif
.....\..\prev_cmp_ad976.map.qmsg
.....\..\ad976.lpc.rdb
.....\..\prev_cmp_ad976.fit.qmsg
.....\..\ad976.lpc.html
.....\..\prev_cmp_ad976.asm.qmsg
.....\..\ad976.eco.cdb
.....\..\prev_cmp_ad976.tan.qmsg
.....\..\prev_cmp_ad976.qmsg
.....\..\ad976.map.qmsg
.....\..\ad976.sgdiff.cdb
.....\..\ad976.sim.qmsg
.....\..\ad976.cmp0.ddb
.....\..\ad976.pre_map.cdb
.....\..\ad976.tis_db_list.ddb
.....\..\ad976.ae.hdb
.....\..\ad976.hier_info
.....\..\ad976.sim.cvwf
.....\..\ad976.rtlv.hdb
.....\..\ad976.cmp2.ddb
.....\..\ad976.sgdiff.hdb
.....\..\ad976.map_bb.hdb
.....\..\ad976.sim.hdb
.....\..\ad976.syn_hier_info
.....\..\ad976.sim.rdb
.....\..\dcfifo_bfj1.tdf
.....\..\a_graycounter_a86.tdf
.....\..\a_graycounter_v0c.tdf
.....\..\ad976.map.ecobp
.....\..\ad976.map.kpt
.....\..\ad976.cmp_merge.kpt
.....\..\a_graycounter_u0c.tdf
.....\..\altsyncram_tmu.tdf
.....\..\dffpipe_c2e.tdf
.....\..\alt_synch_pipe_2u7.tdf
.....\..\dffpipe_su8.tdf
.....\..\alt_synch_pipe_3u7.tdf
.....\..\dffpipe_tu8.tdf
.....\..\ad976.rtlv_sg.cdb
.....\..\ad976.rtlv_sg_swap.cdb
.....\..\ad976.pre_map.hdb
.....\..\ad976.sld_design_entry_dsc.sci
.....\..\ad976_global_asgn_op.abo
.....\..\ad976.cmp.kpt
.....\..\ad976.eds_overflow
.....\..\wed.wsf
.....\..\ad976.tmw_info
.....\ad976.map.summary
.....\incremental_db\compiled_partitions\ad976.root_partition.map.kpt
.....\..............\...................\ad976.root_partition.map.atm
.....\..............\...................\ad976.root_partition.map.hdbx
.....\..............\...................\ad976.root_partition.cmp.rcf
.....\..............\...................\ad976.root_partition.cmp.hdbx
.....\..............\...................\ad976.root_partition.cmp.atm
.....\..............\...................\ad976.root_partition.cmp.logdb
.....\..............\...................\ad976.root_partition.cmp.kpt
.....\..............\...................\ad976.root_partition.map.dpi
.....\..............\...................\ad976.root_partition.cmp.dfp
.....\..............\...................\ad976.root_partition.map.dpi.tmp
.....\..............\README
.....\ad976.done
.....\ad976.vwf
.....\ad976.pin
.....\ad976.fit.smsg
.....\ad976.fit.summary
.....\ad976.sof
.....\ad976.pof
.....\ad976.tan.summary
.....\ad976.fit.rpt
.....\ad976.asm.rpt
.....\ad976.tan.rpt
.....\ad976.sim.rpt
.....\ad976.bsf
.....\myALL_waveforms.html
.....\myALL_wave0.jpg
.....\myALL.v
.....\myALL.ppf
.....\myALL.bsf
.....\myALL_bb.v
.....\myALL.qip
.....\myFIFO_waveforms.html
.....\myFIFO_wave0.jpg
.....\myFIFO.v
.....\myFIFO.bsf
.....\myFIFO_bb.v
.....\myFIFO.qip
.....\ad976.bdf
    

CodeBus www.codebus.net