Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: round Download
 Description: The the experimental box standard AD_DA panel D/A converters, a round analog waveform, learning LPM_ROM (1024* 10) the megafunctions the customization and use last Quartus II to complete the design, simulation.
 Downloaders recently: [More information of uploader 跳跳鱼]
 To Search:
File list (Check if you may need any files):
 

round\calculator.bsf
.....\calculator.vhd
.....\calculator.vhd.bak
.....\counter.asm.rpt
.....\counter.bsf
.....\counter.cdf
.....\counter.done
.....\counter.dpf
.....\counter.fit.rpt
.....\counter.fit.smsg
.....\counter.fit.summary
.....\counter.flow.rpt
.....\counter.map.rpt
.....\counter.map.summary
.....\counter.merge.rpt
.....\counter.pin
.....\counter.pof
.....\counter.qpf
.....\counter.qsf
.....\counter.qws
.....\counter.sim.rpt
.....\counter.sof
.....\counter.tan.rpt
.....\counter.tan.summary
.....\counter.vhd
.....\counter.vwf
.....\counter_assignment_defaults.qdf
.....\datarom.mif
.....\.b\add_sub_4rh.tdf
.....\..\add_sub_hsh.tdf
.....\..\altsyncram_rt21.tdf
.....\..\altsyncram_st21.tdf
.....\..\counter.db_info
.....\..\counter.eco.cdb
.....\..\counter.sim.cvwf
.....\..\counter.sim_ori.vwf
.....\..\counter.sld_design_entry.sci
.....\..\wed.wsf
.....\lpm_rom0.bsf
.....\lpm_rom0.cmp
.....\lpm_rom0.vhd
.....\ROM.bdf
.....\db
round
    

CodeBus www.codebus.net