Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: LAB-1 Download
 Description: The combinational circuit ROM programming environment QUARTUS II, verilog written routines.
 Downloaders recently: [More information of uploader 李娟]
 To Search:
File list (Check if you may need any files):
 

LAB 1\clk_div.bsf
.....\clk_div.v
.....\db\design.asm.qmsg
.....\..\design.asm_labs.ddb
.....\..\design.cbx.xml
.....\..\design.cmp.cdb
.....\..\design.cmp.hdb
.....\..\design.cmp.logdb
.....\..\design.cmp.rdb
.....\..\design.cmp.tdb
.....\..\design.cmp0.ddb
.....\..\design.cmp2.ddb
.....\..\design.db_info
.....\..\design.eco.cdb
.....\..\design.fit.qmsg
.....\..\design.hier_info
.....\..\design.hif
.....\..\design.map.cdb
.....\..\design.map.hdb
.....\..\design.map.logdb
.....\..\design.map.qmsg
.....\..\design.pre_map.cdb
.....\..\design.pre_map.hdb
.....\..\design.rtlv.hdb
.....\..\design.rtlv_sg.cdb
.....\..\design.rtlv_sg_swap.cdb
.....\..\design.sgdiff.cdb
.....\..\design.sgdiff.hdb
.....\..\design.signalprobe.cdb
.....\..\design.sld_design_entry.sci
.....\..\design.sld_design_entry_dsc.sci
.....\..\design.syn_hier_info
.....\..\design.tan.qmsg
.....\..\design.tis_db_list.ddb
.....\..\design.tmw_info
.....\..\wed.zsf
.....\design.asm.rpt
.....\design.bdf
.....\design.cdf
.....\design.done
.....\design.dpf
.....\design.fit.rpt
.....\design.fit.smsg
.....\design.fit.summary
.....\design.flow.rpt
.....\design.map.rpt
.....\design.map.summary
.....\design.pin
.....\design.pof
.....\design.qpf
.....\design.qsf
.....\design.qws
.....\design.sim.rpt
.....\design.sim.vwf
.....\design.sof
.....\design.tan.rpt
.....\design.tan.summary
.....\design.vwf
.....\design_assignment_defaults.qdf
.....\rom.bsf
.....\rom.v
.....\db
LAB 1
    

CodeBus www.codebus.net