Description: this vhdl code for parity check is very helpful while coding and decoding , Implementing this in an cpld of fpga is very easy and it can be used as a subpart of any embededd design such as multiplexers , Decoders etcv
To Search:
File list (Check if you may need any files):
PARITY CHECK.doc
Download