Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: UART-finite-state-machine Download
 Description: UART design based on finite state machine
 Downloaders recently: [More information of uploader 黎杰]
 To Search:
File list (Check if you may need any files): 
 

基于有限状态机的UART设计.pdf

CodeBus www.codebus.net