Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: LDPC-long40rate0.5-encode-and-decode Download
 Description: LDPC short code, a code length of 40 rate of 0.5 LDPC code design, using a QC matrix, the compressed file is part of the original code, do not pass up the works too.
 Downloaders recently: [More information of uploader mumu]
 To Search:
File list (Check if you may need any files):
 

LDPC 码长为40 码率为0.5的编码与解码部分
.......................................\add_m_seq.bsf
.......................................\add_m_seq.v
.......................................\clk_5div_1.vhd
.......................................\cnt25.bsf
.......................................\cnt25.v
.......................................\cnt40.bsf
.......................................\cnt40.v
.......................................\cnu_5.v
.......................................\cnu_6.v
.......................................\databuffer.v
.......................................\datain_encode.v
.......................................\datain_encode_bb.v
.......................................\decode.bsf
.......................................\decode.v
.......................................\disperse_to_continuous.bsf
.......................................\disperse_to_continuous.v
.......................................\disperse_to_continuous_1.bsf
.......................................\disperse_to_continuous_1.v
.......................................\disposal.bsf
.......................................\disposal.v
.......................................\g_mseq.v
.......................................\generate_m_seq.v
.......................................\h.bsf
.......................................\h_rom.bdf
.......................................\h_rom.bsf
.......................................\h_rom.v
.......................................\h_rom.vhd
.......................................\h_rom1.bdf
.......................................\hd0.bsf
.......................................\hd0.v
.......................................\hd0_bb.v
.......................................\hd1.bsf
.......................................\hd1.v
.......................................\hd1_bb.v
.......................................\hd2.bsf
.......................................\hd2.v
.......................................\hd2_bb.v
.......................................\hd3.bsf
.......................................\hd3.v
.......................................\hd3_bb.v
.......................................\initial_system.bsf
.......................................\initial_system.v
.......................................\lpm0.bsf
.......................................\lpm0.v
.......................................\lpm00.v
.......................................\lpm0_bb.v
.......................................\lpm1.v
.......................................\lpm11.v
.......................................\lpm1_bb.v
.......................................\parta0.v
.......................................\top.bdf
.......................................\top.bsf
.......................................\top.v
.......................................\top_tb.v
.......................................\vnu_1.v
.......................................\vnu_2.v
.......................................\vnu_4.v
    

CodeBus www.codebus.net