Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: alarm Download
 Description: VHDL, multifunction digital clock: a year, month, day, hour, minute, seconds count display features a 24-hour cycle The whole point timekeeping function possible for year, month, day, hour, minute and second separate proofreading, it corrected to standard time
 Downloaders recently: [More information of uploader yaonan]
 To Search:
File list (Check if you may need any files):
 

alarm\ALARM.bsf
.....\alarm.vhd
.....\alarm.vwf
.....\DAY.bsf
.....\day.vhd
.....\day.vwf
.....\.b\add_sub_1sh.tdf
.....\..\add_sub_vrh.tdf
.....\..\myproject.asm.qmsg
.....\..\myproject.cbx.xml
.....\..\myproject.cmp.bpm
.....\..\myproject.cmp.cdb
.....\..\myproject.cmp.ecobp
.....\..\myproject.cmp.hdb
.....\..\myproject.cmp.logdb
.....\..\myproject.cmp.rdb
.....\..\myproject.cmp.tdb
.....\..\myproject.cmp0.ddb
.....\..\myproject.cmp_bb.cdb
.....\..\myproject.cmp_bb.hdb
.....\..\myproject.cmp_bb.logdb
.....\..\myproject.cmp_bb.rcf
.....\..\myproject.dbp
.....\..\myproject.db_info
.....\..\myproject.eco.cdb
.....\..\myproject.eds_overflow
.....\..\myproject.fit.qmsg
.....\..\myproject.fnsim.hdb
.....\..\myproject.fnsim.qmsg
.....\..\myproject.hier_info
.....\..\myproject.hif
.....\..\myproject.map.bpm
.....\..\myproject.map.cdb
.....\..\myproject.map.ecobp
.....\..\myproject.map.hdb
.....\..\myproject.map.logdb
.....\..\myproject.map.qmsg
.....\..\myproject.map_bb.cdb
.....\..\myproject.map_bb.hdb
.....\..\myproject.map_bb.logdb
.....\..\myproject.merge.qmsg
.....\..\myproject.pre_map.cdb
.....\..\myproject.pre_map.hdb
.....\..\myproject.psp
.....\..\myproject.pss
.....\..\myproject.rtlv.hdb
.....\..\myproject.rtlv_sg.cdb
.....\..\myproject.rtlv_sg_swap.cdb
.....\..\myproject.sgdiff.cdb
.....\..\myproject.sgdiff.hdb
.....\..\myproject.signalprobe.cdb
.....\..\myproject.sim.cvwf
.....\..\myproject.sim.hdb
.....\..\myproject.sim.qmsg
.....\..\myproject.sim.rdb
.....\..\myproject.sld_design_entry.sci
.....\..\myproject.sld_design_entry_dsc.sci
.....\..\myproject.syn_hier_info
.....\..\myproject.tan.qmsg
.....\..\wed.wsf
.....\HOUR.bsf
.....\hour.vhd
.....\hour.vwf
.....\MIN.bsf
.....\min.vhd
.....\min.vwf
.....\MON.bsf
.....\mon.vhd
.....\mon.vwf
.....\myproject.asm.rpt
.....\myproject.done
.....\myproject.fit.rpt
.....\myproject.fit.smsg
.....\myproject.fit.summary
.....\myproject.flow.rpt
.....\myproject.map.rpt
.....\myproject.map.summary
.....\myproject.merge.rpt
.....\myproject.pin
.....\myproject.pof
.....\myproject.qpf
.....\myproject.qsf
.....\myproject.qws
.....\myproject.sim.rpt
.....\myproject.sof
.....\myproject.tan.rpt
.....\myproject.tan.summary
.....\SEC.bsf
.....\sec.vhd
.....\sec.vwf
.....\WEEK.bsf
.....\week.vhd
.....\week.vwf
.....\YEAR.bsf
.....\year.vhd
.....\year.vwf
.....\zhengti.bdf
.....\zhengti.vwf
.....\db
alarm
    

CodeBus www.codebus.net