Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: spi_inf_middle_filter Download
 Description: spi interface adc sample program with middle filter process.
 Downloaders recently: [More information of uploader 陈洪杨]
 To Search:
File list (Check if you may need any files):
 

spi_inf_middle_filter
.....................\adc.v
.....................\ad_ram.v
.....................\ad_state_flow.v
.....................\amp.v
.....................\clk_div.v
.....................\dac.v
.....................\dsp_inf.v
.....................\gen_rst_start.v
.....................\Mfilter.v
.....................\rd_ram_shixu.v
.....................\spi_clgen.v
.....................\spi_defines.v
.....................\spi_top.v
.....................\spi_top_synthesis.v
.....................\spi_top_tb.v
.....................\spi_top_tb2.v
.....................\sys_clk_dcm.v
.....................\timescale.v
.....................\wr_ram_shixu.v
    

CodeBus www.codebus.net