Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: bram_16x8_top Download
 Description: RAM using Verilog language program, you can bi-literacy, in the Xilinx Spartan-6 run through, is a very good program Verlog
 Downloaders recently: [More information of uploader 于洋]
 To Search:
File list (Check if you may need any files): 
 

bram_16x8_top\binbcd8.v
.............\bram_16x8_top.bit
.............\bram_16x8_top.ucf
.............\bram_16x8_top.v
.............\clkdiv.v
.............\clock_pulse.v
.............\counter.v
.............\debounce4.v
.............\sel_addr.v
.............\x7seg.v
bram_16x8_top

CodeBus www.codebus.net