Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: Lab2_Part1 Download
 Description: display BCD code(0-9) using 7-segment displays in verilog code. Implements on educational kit Altera MAX7000s EPM7128SLC84-7.
 Downloaders recently: [More information of uploader Henna Tan]
 To Search:
File list (Check if you may need any files):
 

Lab2_Part1\lab2_part1.asm.rpt
..........\lab2_part1.cdf
..........\lab2_part1.done
..........\lab2_part1.fit.eqn
..........\lab2_part1.fit.rpt
..........\lab2_part1.flow.rpt
..........\lab2_part1.map.eqn
..........\lab2_part1.map.rpt
..........\lab2_part1.pin
..........\lab2_part1.pof
..........\lab2_part1.qpf
..........\lab2_part1.qsf
..........\lab2_part1.qws
..........\lab2_part1.tan.rpt
..........\lab2_part1.tan.summary
..........\lab2_part1.v
..........\seg7.v
    

CodeBus www.codebus.net