Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: Microwave-controller Download
 Description: Microwave controller。VHDL. quartus ii compile. Correct code is available.
 Downloaders recently: [More information of uploader ecnu]
 To Search:
File list (Check if you may need any files):
 

ch15_微波炉控制器\Blocks.bdf
.................\cnt10.bsf
.................\cnt6.bsf
.................\contorllor.vwf
.................\controllor.bsf
.................\controllor.vhd
.................\controllor.vhd.bak
.................\counter.bsf
.................\counter.vhd
.................\counter.vhd.bak
.................\counter.vwf
.................\db\mux_5oc.tdf
.................\..\prev_cmp_top.map.qmsg
.................\..\prev_cmp_top.qmsg
.................\..\prev_cmp_top.sim.qmsg
.................\..\top.cbx.xml
.................\..\top.cmp.rdb
.................\..\top.dbp
.................\..\top.db_info
.................\..\top.eco.cdb
.................\..\top.eds_overflow
.................\..\top.fnsim.cdb
.................\..\top.fnsim.hdb
.................\..\top.fnsim.qmsg
.................\..\top.hier_info
.................\..\top.hif
.................\..\top.map.bpm
.................\..\top.map.cdb
.................\..\top.map.ecobp
.................\..\top.map.hdb
.................\..\top.map.logdb
.................\..\top.map.qmsg
.................\..\top.map_bb.cdb
.................\..\top.map_bb.hdb
.................\..\top.map_bb.logdb
.................\..\top.pre_map.cdb
.................\..\top.pre_map.hdb
.................\..\top.psp
.................\..\top.pss
.................\..\top.rpp.qmsg
.................\..\top.rtlv.hdb
.................\..\top.rtlv_sg.cdb
.................\..\top.rtlv_sg_swap.cdb
.................\..\top.sgate.rvd
.................\..\top.sgate_sm.rvd
.................\..\top.sgdiff.cdb
.................\..\top.sgdiff.hdb
.................\..\top.sim.cvwf
.................\..\top.sim.hdb
.................\..\top.sim.qmsg
.................\..\top.sim.rdb
.................\..\top.simfam
.................\..\top.sld_design_entry.sci
.................\..\top.sld_design_entry_dsc.sci
.................\..\top.smp_dump.txt
.................\..\top.syn_hier_info
.................\..\top.tis_db_list.ddb
.................\..\wed.wsf
.................\loader.bsf
.................\loader.vhd
.................\loader.vwf
.................\top.bsf
.................\top.done
.................\top.flow.rpt
.................\top.map.rpt
.................\top.map.summary
.................\top.qpf
.................\top.qsf
.................\top.qws
.................\top.sim.rpt
.................\top.vhd
.................\top.vhd.bak
.................\top.vwf
.................\TOPBlock.bdf
.................\TOPBlock.vhd
.................\top_assignment_defaults.qdf
.................\db
ch15_微波炉控制器
    

CodeBus www.codebus.net