Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: modelsimPdebussy-batch-processing Download
 Description: Included with Windows batch efficient implementation of Verilog simulation method, using Modelsim+debussy co-simulation, which contains an example of an adder, batch files, simulation commands.
 Downloaders recently: [More information of uploader 唐攀]
 To Search:
File list (Check if you may need any files):
 

modelsim&debussy批处理\modelsim&debussy批处理.docx
......................\test_source\adder.v
......................\...........\rtl.f
......................\...........\run.bat
......................\...........\simulate_mti.do
......................\...........\test.v
......................\test_source
modelsim&debussy批处理
    

CodeBus www.codebus.net