Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: QPSK_DSSS Download
 Description: The program uses the verilog language, written QPSK-DSSS system, the originator, the main modules include in-phase and quadrature components of the spectrum, through the root raised cosine filter, as well as with carrier multiplication modules.
 Downloaders recently: [More information of uploader 林源]
 To Search:
File list (Check if you may need any files):
 

QPSK_DSSS\fir.bmm
.........\fir.mif
.........\firCOEFF_auto0_0.mif
.........\firCOEFF_auto0_1.mif
.........\firCOEFF_auto0_2.mif
.........\firCOEFF_auto0_3.mif
.........\firCOEFF_auto0_4.mif
.........\firCOEFF_auto0_5.mif
.........\firCOEFF_auto0_6.mif
.........\firfilt_decode_rom.mif
.........\ipcore_dir\.lso
.........\..........\add\doc\c_addsub_v11_0_readme.txt
.........\..........\...\...\c_addsub_v11_0_vinfo.html
.........\..........\...\...\ds214_addsub.pdf
.........\..........\add.asy
.........\..........\add.gise
.........\..........\add.ncf
.........\..........\add.ngc
.........\..........\add.sym
.........\..........\add.v
.........\..........\add.veo
.........\..........\add.xco
.........\..........\add.xise
.........\..........\add_flist.txt
.........\..........\add_xmdf.tcl
.........\..........\coregen.cgp
.........\..........\coregen.log
.........\..........\create_add.tcl
.........\..........\create_DDS.tcl
.........\..........\create_dds1.tcl
.........\..........\create_DDS_new.tcl
.........\..........\create_DDS_sin.tcl
.........\..........\create_dds_test.tcl
.........\..........\create_fir.tcl
.........\..........\create_hy.tcl
.........\..........\create_multiply.tcl
.........\..........\create_qq.tcl
.........\..........\create_rcosfir.tcl
.........\..........\create_ROM_I.tcl
.........\..........\create_ROM_PN.tcl
.........\..........\create_ROM_Q.tcl
.........\..........\DDS\doc\dds_compiler_v4_0_vinfo.html
.........\..........\...\...\dds_ds558.pdf
.........\..........\DDS.asy
.........\..........\DDS.gise
.........\..........\DDS.ngc
.........\..........\DDS.sym
.........\..........\DDS.v
.........\..........\DDS.veo
.........\..........\DDS.xco
.........\..........\DDS.xise
.........\..........\DDS_flist.txt
.........\..........\DDS_readme.txt
.........\..........\....sin\doc\dds_compiler_v4_0_vinfo.html
.........\..........\.......\...\dds_ds558.pdf
.........\..........\DDS_sin.asy
.........\..........\DDS_sin.gise
.........\..........\DDS_sin.ncf
.........\..........\DDS_sin.ngc
.........\..........\DDS_sin.sym
.........\..........\DDS_sin.v
.........\..........\DDS_sin.veo
.........\..........\DDS_sin.xco
.........\..........\DDS_sin.xise
.........\..........\DDS_sin_flist.txt
.........\..........\DDS_sin_readme.txt
.........\..........\DDS_sin_xmdf.tcl
.........\..........\dds_test\doc\dds_compiler_v4_0_vinfo.html
.........\..........\........\...\dds_ds558.pdf
.........\..........\dds_test.asy
.........\..........\dds_test.gise
.........\..........\dds_test.ngc
.........\..........\dds_test.sym
.........\..........\dds_test.v
.........\..........\dds_test.veo
.........\..........\dds_test.xco
.........\..........\dds_test.xise
.........\..........\dds_test_flist.txt
.........\..........\dds_test_readme.txt
.........\..........\dds_test_xmdf.tcl
.........\..........\DDS_xmdf.tcl
.........\..........\edit_add.tcl
.........\..........\edit_DDS.tcl
.........\..........\edit_DDS_sin.tcl
.........\..........\edit_dds_test.tcl
.........\..........\edit_fir.tcl
.........\..........\edit_rcosfir.tcl
.........\..........\fir.asy
.........\..........\fir.gise
.........\..........\fir.mif
.........\..........\fir.ngc
.........\..........\fir.sym
.........\..........\fir.v
.........\..........\fir.veo
.........\..........\fir.xco
.........\..........\fir.xise
.........\..........\firCOEFF_auto0_0.mif
.........\..........\firCOEFF_auto0_1.mif
.........\..........\firCOEFF_auto0_2.mif
.........\..........\firCOEFF_auto0_3.mif
    

CodeBus www.codebus.net