Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: 5-15 Download
 Description: Verilog language cosine signal generator based on DDS technology, the output bit width is 16 bits
 Downloaders recently: [More information of uploader 张山]
 To Search:
File list (Check if you may need any files): 
 

5-15\dds.v
....\rom_cos.coe
....\rom_cose.xco
....\rom_sin.coe
....\rom_sine.xco
5-15

CodeBus www.codebus.net