Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: Digital-frequency-counter Download
 Description: Digital frequency counter, the measured input signal: square wave, the test frequency range: 10Hz to 100MHz
 Downloaders recently: [More information of uploader 宋世湃]
 To Search:
File list (Check if you may need any files):
 

现代技术综合实验
................\2803001015.doc
................\top.bmp
................\vhdl
................\....\.lso
................\....\_impact.cmd
................\....\_impact.log
................\....\_ngo
................\....\....\netlist.lst
................\....\_xmsgs
................\....\......\bitgen.xmsgs
................\....\......\cpldfit.xmsgs
................\....\......\map.xmsgs
................\....\......\ngdbuild.xmsgs
................\....\......\par.xmsgs
................\....\......\trce.xmsgs
................\....\......\xst.xmsgs
................\....\control.prj
................\....\control.spl
................\....\control.stx
................\....\control.sym
................\....\control.vhd
................\....\control.xst
................\....\control_summary.html
................\....\control_vhdl.prj
................\....\counter.spl
................\....\counter.sym
................\....\counter.vhd
................\....\counter6.cmd_log
................\....\counter6.jhd
................\....\counter6.lso
................\....\counter6.ngc
................\....\counter6.ngr
................\....\counter6.prj
................\....\counter6.sch
................\....\counter6.spl
................\....\counter6.stx
................\....\counter6.sym
................\....\counter6.syr
................\....\counter6.vhd
................\....\counter6.xst
................\....\counter6_summary.html
................\....\counter6_vhdl.prj
................\....\counter_summary.html
................\....\device_usage_statistics.html
................\....\div.cmd_log
................\....\div.lso
................\....\div.ngc
................\....\div.ngr
................\....\div.prj
................\....\div.spl
................\....\div.stx
................\....\div.sym
................\....\div.syr
................\....\div.vhd
................\....\div.xst
................\....\div_summary.html
................\....\div_vhdl.prj
................\....\latch.prj
................\....\latch.spl
................\....\latch.stx
................\....\latch.sym
................\....\latch.vhd
................\....\latch.xst
................\....\latch_summary.html
................\....\latch_vhdl.prj
................\....\multi.prj
................\....\multi.spl
................\....\multi.stx
................\....\multi.sym
................\....\multi.vhd
................\....\multi.xst
................\....\multi_vhdl.prj
................\....\pepExtractor.prj
................\....\select.prj
................\....\select.stx
................\....\select.vhd
................\....\select.xst
................\....\select_vhdl.prj
................\....\selector.prj
................\....\selector.spl
................\....\selector.stx
................\....\selector.sym
................\....\selector.xst
................\....\selector_vhdl.prj
................\....\top.bgn
................\....\top.bit
................\....\top.bld
................\....\top.cel
................\....\top.cmd_log
................\....\top.drc
................\....\top.jhd
................\....\top.lso
................\....\top.ncd
................\....\top.ngc
................\....\top.ngd
................\....\top.ngr
................\....\top.pad
................\....\top.par
................\....\top.pcf
    

CodeBus www.codebus.net