gongcehngsheji_477-2 use of the VHDL simulation so - CodeBus

Welcome！[Sign In] ！[Sign Up]！

Front-page it | Collect it | [中国-简体中文]

FAQ Fav

Location:

Title: gongcehngsheji_477-2

Category:
VHDL-FPGA-Verilog
Tags:
File Size:
6.13kb
Update:
2008-10-13
Downloads:
0 Times
Uploaded by:
lizf477

Description: use of the VHDL simulation software in achieving RSC (recursive convolution system) code encoding and decoding hardware simulation

Downloaders recently: [More information of uploader lizf477]

To Search: rs vhdl 3gpp turbo encoder vh

[conv_code] - using VHDL Convolutional coding, the cod
[gongchengsheji-477] - logmap algorithm based on the achievemen
[Cube_old] - the most primitive cube, J2ME code, they
[GETGOOGLE] - website. Programs require source code, u
[ClockOut] - through verilog programming, FPGA arbitr
[fiftyyearsofcodingtheory] - fifty years of coding theory, a classica
[depuncture34] - The convolution code program is very app
[RSencode] - Contains RS (10,8) of the Verilog source
[viterbi] - Convolutional code encoder and Viterbi d
[3GPP_interleaver] - 3GPP standards-based 3GPP interleaver ge

File list (Check if you may need any files):

CodeBus www.codebus.net

“CodeBus” is the largest source code store in internet!

1999-2018 CodeBus All Rights Reserved.