Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: servo Download
 Description: Verilog prepared Fraser 9g servo control procedures, clk: 25MHz, input angle (0 to 180), the output PWM, directly connected to the steering pin can be used
 Downloaders recently: [More information of uploader 张立嘉]
 To Search:
File list (Check if you may need any files): 
 

servo.v

CodeBus www.codebus.net