Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: LabA1Design1 Download
 Description: Design for the number two absolute value of the difference between circuits: circuit input aIn, bIn a 4-bit unsigned binary number, the circuit output out of the absolute value of the difference between the two numbers, ie out = | aIn-bIn |. Requires a multi-level structure design circuits that call data selector, adders and comparators, the basic module to design circuits.
 Downloaders recently: [More information of uploader Peter]
 To Search:
File list (Check if you may need any files):
 

abs_dif_tb.v
comp.v
comp_tb.v
full_adder.v
full_adder_tb.v
mux_2to1.v
mux_2to1_tb.v
abs_dif.v
    

CodeBus www.codebus.net