Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: uart-to-GPIO.vhd Download
  • Category:
  • VHDL-FPGA-Verilog
  • Tags:
  • File Size:
  • 3kb
  • Update:
  • 2013-11-21
  • Downloads:
  • 0 Times
  • Uploaded by:
  • hj
 Description: - Filename: uart.vhd- Author: ZRtech- Description: serial port receive and transmit programs- the function of this module is to verify the basic realization and PC serial communication functions. Need to install one on the PC serial port debugging tool to verify- program function. Program implements a transceiver a 10 bit (ie, no parity bit) serial controller, 10 bit is a start bit- 8 data bits, 1 stop bit. Baud-law by the parameters defined in the program div_par decision to change the parameter can achieve the corresponding wave- special rates. Program is currently set div_par value is 0x145, corresponding to the baud rate is 9600. 8 times the baud rate by a clock to transmit or- by the cycle time of each bit is divided into eight time slots to the communication sync.- Called by: Top module- Revision History :10-5- 20- Revision 1.0- Company: ZRtech Technology. Inc- Copyright (c) 2010, ZRtech Technology Inc, All right reserved
 Downloaders recently: [More information of uploader hj]
 To Search:
File list (Check if you may need any files):
 

uart-to-GPIO.vhd
    

CodeBus www.codebus.net