Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: 1.6ALU-Behavioral Download
 Description: Simple ALU behavior the way to achieve the following functions: all operations are combinational ADD/SUB on N bits operands MULTIPLY on N/2 bits operands (Least Significant Part of), result on N bits bitwise AND, OR, XOR on 32 bits operands. . Logical Shift Left, Right, Rotate Left, Rotate Right
 Downloaders recently: [More information of uploader young]
 To Search:
File list (Check if you may need any files):
 

1.6ALU Behavioral
.................\ALU behavioral synthesis VHDL
.................\.............................\alu.ddc
.................\.............................\alu.ps
.................\.............................\alu.vhdl
.................\ALU behavioral VHDL and testbench
.................\.................................\alu.vhd
.................\.................................\alu_waveform.jpg
.................\.................................\constants.vhd
.................\.................................\tb_alu.vhd
.................\.................................\type_alu.vhd
.................\alu_scripts.tcl
.................\timing and area report files
.................\............................\alu_area_Report.txt
.................\............................\alu_timing_Report.txt
    

CodeBus www.codebus.net